Design of Tunneling Field-Effect Transistors Based on Staggered Heterojunctions for Ultralow-Power Applications

Lingquan Wang, Student Member, IEEE, Edward Yu, Senior Member, IEEE, Yuan Taur, Fellow, IEEE, and Peter Asbeck, Fellow, IEEE

Abstract—This letter presents the design of a tunneling FET with III-V-based tunnel heterojunctions for operation in digital circuits with supply voltages as low as 0.3 V. A representative implementation is predicted to achieve an ON-state current drive of 0.4 mA/μm with an OFF-state current of 50 nA/μm. Comparison with homojunction counterparts reveals that the hetero-tunnel-junction implementations may address better the design tradeoff between ON-state drive and OFF-state leakage.

Index Terms—Staggered heterojunction, tunneling FET.

I. INTRODUCTION

As MOSFET devices become aggressively scaled, the increasing OFF-state leakage has become an important concern in addition to the ON-state current drive. The non-scaling property of the OFF-state current in a conventional MOSFET device stems from thermionic injection at the source–channel junction. The resulting minimum 60-mV/dec subthreshold slope (SS) fundamentally limits the reduction of OFF-state current [1]. To overcome this barrier, novel transistor structures incorporating a tunneling junction between the source and the channel have been proposed [2]–[5] and experimentally demonstrated [6] to exhibit a sub-60-mV/dec SS. Tunneling field-effect transistors (TFETs) using type-II staggered heterojunctions have also been proposed in the strained Si/strained Ge material system [5]. In this letter, we propose an implementation utilizing III-V staggered heterojunctions for the source–channel junction to enable ultralow-voltage operation without compromising leakage. The flexibility of the heterointegration of diverse III-V materials allows a good balance between power consumption and performance. For the representative device design shown in this letter, indicated by simulations, the TFET is capable of working with a 0.3-V voltage supply with a 50-nA/μm OFF-state leakage and a 0.4-mA/μm ON-state current, due to the extremely steep turn-on enabled by the tunneling injection mechanism.

Manuscript received January 8, 2010; revised February 9, 2010. Date of publication April 12, 2010; date of current version April 23, 2010. This work was supported by the National Science Foundation. The review of this letter was arranged by Editor A. Z. Wang.

L. Wang is with GlobalFoundries, Inc., Sunnyvale, CA 94085 USA (e-mail: Lingquan.wang@globalfoundries.com).
E. Yu is with the Microelectronics Research Center, The University of Texas at Austin, TX 78712 USA.
Y. Taur and P. Asbeck are with the Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA 92093 USA.
Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/LED.2010.2044012

II. DESIGN OF TFET DEVICE

The layer structure of a representative TFET is schematically shown in Fig. 1. The device employs a high-k dielectric as the gate oxide (e.g., Al2O3), a 20-nm (thickness) p+(2 × 10^{19} \text{ cm}^{-2}) \text{Al}_{0.5}\text{Ga}_{0.5}\text{As}_0.3\text{Sb}_0.7 as source, a 10-nm n+(5 × 10^{16} \text{ cm}^{-3}) \text{In}_{0.8}\text{Ga}_{0.2}\text{As} as channel, and a 20-nm n+(5 × 10^{19} \text{ cm}^{-3}) \text{In}_{0.8}\text{Ga}_{0.2}\text{As} as drain. The barrier layer underneath the channel consists of undoped \text{In}_{0.8}\text{Al}_{0.2}\text{As}. We choose lattice-matched materials here to avoid the complicated stress and strain effects along both the transverse and the longitudinal directions. However, further design optimization may be achieved with the non-lattice-matched configurations. Embodiments of the planar device configuration shown in Fig. 1 may be implemented with the recently developed selective regrowth technique [7]. The presence of mixed group V materials in the AlGaAsSb compound may introduce challenges to the growth; however, this has been successfully demonstrated previously [8]. Another possible implementation may utilize a nanowire gate-all-around structure, which allows for more design flexibility (e.g., composition grading along the growth direction) as well as a scaled gate length in its fully depleted mode. It may also utilize technologies developed for FinFET or nanowire gate-all-around structures [9], [10]. The choice of the \text{InGaAs/AlGaAsSb} system is based on three considerations. First, a wide range of band lineup configurations can be provided, including a staggered lineup. Second, the band lineup can be varied over a wide energy range by tuning the material composition. A representative case is shown in Fig. 2. Third, lattice matching can be accomplished with a wide range of alloy compositions.
The tunneling junction is formed between the AlGaAsSb source and the InGaAs channel. For this particular design, the gate length is 100 nm and is assumed to be perfectly aligned to the metallurgical junction. Material parameters are listed in Table I [11], [12]. The simulation of this device is carried out using Synopsis Sentaurus at 300 K; a two-band model is enabled for the band-to-band (BTB) tunneling computation [13]. Quantization along the transverse direction was not included in the simulation as the threshold voltage shift due to this effect may be compensated by proper material choice.

Shown in Fig. 3 are the representative transfer and output characteristics of this device design. The device is biased with \( V_{\text{DS}} = 0.3 \) V for ultralow-power applications. A metal work function of 4.61 eV is assumed, which provides the appropriate tunneling probability under low-bias condition. As shown, BTB tunneling is suppressed in the OFF state due to lack of final states at appropriate energies, while it is enabled with high gate bias. Both heavy and light holes are involved in this BTB process; however, light holes contribute to the majority of the current due to their higher tunneling probabilities under low-bias condition.

For a TFET design to be useful for ultralow-power applications, high ON-state current and low OFF-state leakage must be simultaneously achieved. To obtain high ON-state current, a significant tunneling probability is needed at a relatively low electric field at the tunneling junction limited by the small gate-to-source bias. To understand the implication of this criterion on material choice, we first examine homojunction embodiments with different materials.

The tunneling probability is obtained with a two-band model [15] and WKB approximation, where the evanescent wave vector and the tunneling probability are given by (1), shown at the bottom of the page, and

\[
T = \exp \left( -2 \int_{0}^{d_{\text{tunnel}}} \kappa dx \right) \tag{2}
\]

where \( E \) is the electron energy with respect to the local valence band energy, \( m \) is the electron mass, \( d_{\text{tunnel}} \) is the tunneling distance, and \( P \) is the matrix element of the momentum operator between the conduction band and light-hole band Bloch functions \( (P = \langle u_{0,c}\kappa|\hat{p}|u_{0,c}\rangle) \) and may be readily obtained via \( m/m_{c} = \left[ 1 + 2(P^{2}/(mE_{g})) \right] \), where \( m_{c}^{*} \) is the conduction band effective mass.

\[
\kappa = \text{Im}(k) \cong \frac{\sqrt{2mE_{g}}}{h} \sqrt{ \left( E - \frac{1}{2}E_{g} + \frac{P^{2}}{m} \right)^{2} + E(E_{g} - E) - \left( E - \frac{1}{2}E_{g} + \frac{P^{2}}{m} \right)} \tag{1}
\]
shown in Fig. 5 is a comparison of the tunneling probability of a band-edge electron \((k_{\parallel} = 0)\) as a function of the electric field between wide-bandgap \((In_{0.42}Ga_{0.58}As, E_g = 0.75 \text{ eV})\) and narrow-bandgap \((InAs, E_g = 0.36 \text{ eV})\) materials. The result shows that a small \(E_{c}, E_{v}\) separation is needed at the tunneling junction to achieve a high tunneling probability. This point is physically intuitive: The smaller the spacing between \(E_{c}\) and \(E_{v}\) at the tunneling junction, the smaller the magnitude of evanescent wave vector \((\kappa)\) and, thus, the larger the tunneling probability. For homojunction embodiments, the requirement of a significant tunneling probability limits the material choice to narrow-bandgap semiconductors.

However, homojunction embodiment using a narrow bandgap may have difficulties satisfying a low off-state leakage criterion. As pointed out in [4], although BTB tunneling may be sufficiently suppressed, leakage current due to thermal generation, which is proportional to \(\exp(-E_g/nkT)\), may indeed dominate the off-state current and limit the on-off ratio to a few hundreds due to the small \(E_g\) used.

Given these considerations, we employ a staggered heterojunction as the source–channel junction in our TFET design. The \(E_{c}, E_{v}\) separation at the tunneling junction is chosen to be 0.23 eV, while the energy bandgaps for the individual materials are greater than 0.5 eV. With such configuration, a high tunneling probability may be achieved at a relatively low electric field \((0.23-eV E_{c}, E_{v}\) separation), whereas the thermal generation issue is alleviated as individual energy bandgaps may be chosen to have greater values. The design conflict between high ON-state current and low off-state leakage seen in the homojunction implementation is greatly relaxed.

To illustrate the improvement, we compare the tunneling current densities of reverse-biased p+-n junctions using staggered heterojunction (same as in the TFET design) and homojunction \((In_{0.5}Ga_{0.5}As)\) implementations. The tunneling current, in the spirit of Landauer’s formalism [14], may be expressed as

\[
J = q \int v_x(k_x, k_{\parallel}) \cdot g_{sd}(k_{\parallel}) \cdot T(k_x, k_{\parallel}) \cdot \left[ f_s(\vec{k}, E_{fs}) - f_d(\vec{k}, E_{fd}) \right] \cdot dk_{\parallel} \tag{3}
\]

where \(k_x\) and \(k_{\parallel}\) are the transport-direction and in-plane wave vectors, respectively, \(T(k_x, k_{\parallel})\) is the tunneling probability, and \(g_{sd}\) is the joint density of states. At a given bias voltage, the potential profile is computed using depletion approximation. The current is obtained with the potential profile by integrating through all states within the p+ source.

Shown in Fig. 6 is a computed result of the tunneling current density for various implementations using a two-band model for tunneling probability. Also, shown in the figure is the Sentaurus simulation result for the same structure. The Sentaurus parameters are validated to reflect the tunneling property of the staggered heterojunction. It is seen that a staggered heterojunction offers ~100 times enhancement in the tunneling current if the generation current were to be kept about the same (by having the same minimum bandgap).

IV. CONCLUSION

In this letter, we present a design of a TFET based on staggered heterojunctions that is suitable for ultralow-power-supply applications. For a representative design, with a 0.3-V supply voltage, the device is predicted to be capable of delivering a 0.4-mA/μm current at ON state with an off-state current of 50 nA/μm. Analysis suggests that the staggered-heterojunction embodiment of the TFET may offer a better design compromise in terms of performance and power consumption than its homojunction TFET counterpart.

REFERENCES

[7] U. Singissetti et al., “\(In_{0.5}Ga_{0.5}As\) channel MOSFETs with self-aligned InAs source/drain formed by MEE regrowth,” IEEE Electron Device Lett., vol. 30, no. 11, pp. 1128–1130, Nov. 2009.